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Abstract
The key characteristics of the next generation of
ICs for wearable applications include high integra-
tion density, small area, low power consumption, high
energy-efficiency, reliability and enhanced mechanical
properties like stretchability and transparency. The
proper mix of new materials and novel integration
strategies is the enabling factor to achieve those de-
sign specifications.
Moving toward this goal, we introduce a graphene-
based regular logic-array structure for energy effi-
cient digital computing. It consists of graphene p-
n junctions arranged into a regular mesh. The ob-
tained structure resembles that of Programmable
Logic Arrays (PLAs), hence the name Graphene-
PLAs (GPLAs); the high expressive power of graph-
ene p-n junctions and their resistive nature enables
the implementation of ultra-low power adiabatic logic
circuits.
1 Introduction
During the last decade, graphene, a two-dimensional
allotrope of carbon, has emerged as one of the most
appealing option for silicon replacement in the con-
sumer electronics industry [1]. Mechanical strength
and flexibility, combined with higher carrier mobility
w.r.t. silicon, make graphene a perfect material for
the implementation of wearable devices and sensing
applications [2]. Nevertheless, pristine graphene is a
zero band-gap material, i.e., valence and conductance
bands touch each other near the Dirac points; this
avoids graphene to efficiently implement the OFF-
state.
Most of the worldwide research projects are pushing
efforts to find practical, low-cost methods to open a
band-gap in the material equal, or at least close, to
that of silicon. Unfortunately, today’s available solu-
tions, e.g., patterning [3], chemical doping [4] and/or
combination with other materials [5], increase the
level of disorder of graphene with rather huge impact
on the resulting electrical characteristics. Hence, the
need of alternative techniques to adapt graphene for
digital applications. Other solutions face the prob-
lem from a different perspective, that is, identify al-
ternative techniques that better exploit the intrinsic
properties of graphene rather than trying to modify
them.
Electrostatic doping [6] falls in the latter category.
External electrical fields applied through metal split
gates allow a fine-tuning of the Fermi Energy level
across the graphene sheet resulting into an equiva-
lent p-type or n-type doping. Face to face regions
with opposite doping profiles form an equivalent p-n
junction [7], the key component behind any electronic
circuit.
A p-n junction is a four-terminal device with two con-
trol pins, implementing the electrostatic doping, one
input pin to which the input evaluation signal is fed,
and one output pin, that eventually collects the input
evaluation signal. When control signals have same
polarity, the junction is in the ON-state, i.e., a low-
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resistive state which allows the input evaluation sig-
nal to propagate through the junction and reach the
output pin. With opposite polarities, the junction is
in the OFF-state, i.e., high impedance state which
avoids the input signal to propagate.
This behavior resembles that of a MOS transmission
gate with an enhanced logic XNOR functionality;
hence the name of Pass-XNOR gate. Such devices
can be used as a new logic primitive to compactly im-
plement logic circuits that are potentially faster and
more power-efficient than silicon counterparts. Since
graphene p-n junctions behave as voltage-controlled
resistors, rather than ideal switches, when integrated
in a CMOS-like strategy, they imply excessive static
power consumption. This gave the basis for the intro-
duction of new dynamic design styles that can fruit-
fully exploit the higher expressive power of graphene
p-n junctions, e.g., the PXL style proposed in [8].
How to place and organize this new class of circuits
has not been addressed yet.
Recent advances in wearable technologies, especially
for medical applications [9, 10], have shown that cir-
cuit built upon a regular and programmable structure
represent a more suited integration strategy. Our in-
tuition is that the physical geometries and the lay-
out topology of a graphene p-n junction well fit the
regular organization of standard logic arrays and,
in particular, Programmable Logic Arrays (PLAs)
used for MOS technologies. We therefore introduce
the Graphene PLA (GPLA), a PLA-like architecture
which integrates graphene p-n junctions for combina-
tional Boolean logic functions.
The main contributions of this paper can be summa-
rized as follows: (i) we describe a design methodology
aimed at the representation of generic Boolean func-
tions by means of Pass-XNOR gates arranged in a
GPLA structure, (ii) an algorithmic approach that
allows to reduce area occupation (52% less devices)
and improve performance/power figures (3.5X lower
power-dealy product) over traditional silicon-based
PLA structures.
Figure 1: Graphene p-n junction, (a) 3-D view, (b) top
view, and (c) bottom view.
2 Background
2.1 Graphene p-n junction
Figure 1-(a) shows an abstract 3-D view of a graphene
p-n junction. It consists of a graphene sheet on top
of which two metal-to-graphene contacts, A and Z,
serve as signal input and output respectively, and a
thick layer of oxide that isolates the two back-gates,
S and U , from the graphene itself.
Exploiting the principle of the electrostatic doping,
voltage potentials on terminals S and U work as a
control knob to tune the Fermi Energy (EF ) of the
overlapping graphene regions [11]; a negative voltage
shifts down EF in the valence band leading to p-type
doping, whereas a positive voltage shifts EF up in the
conductance band leading to n-type doping. When
symmetric voltages are concurrently applied on S and
U terminals, i.e., V (S) = +V and V (U) = −V , the
device implements the p-n junction. As described in
[11], under such configuration, carriers transmission
from the p-region towards the n-region is subject to
the transmission probability T (θ):
T (θ) = cos2(θ)e−pikD sin
2(θ) (1)
where θ is the angle between the electron’s wave vec-
tor ~k and the normal of the junction (45 ◦ as imposed
by the triangular shape of the back-gates), and D is
the width of the metal gap between the back-gates,
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Figure 2: Electrical model of a graphene p-n junction.
assumed to be 18nm, as described in Figure 1-c. It
is worth noticing that T (θ) = 1, i.e., 100% of car-
rier transmitted, when voltages applied at the back-
gates are concordant (n-n or p-p doping configura-
tions). Concerning physical dimensions, the equiv-
alent area occupation of a graphene p-n junction is
0.191µm2 [7].
2.2 p-n junction electrical model
Figure 2 shows the electrical model of the p-n junc-
tion. There are two RC resistors connected to pins A
and Z representing the parasitic resistance of metal-
to-graphene contacts. The resistor RAZ models the
resistive path across the graphene layer between the
input A and the output Z; its analytical expres-
sion is given as RAZ =
R0
NchT (θ)
, where R0 =
h
4q2
is the quantum resistance per propagation mode,
Nch is the number of excited propagation modes,
and T (θ) is the transmission probability described
by (1). As reported in [7], values of RAZ ranges
from RON = 300Ω, (under n-n or p-p configurations),
to ROFF = 10
7Ω (p-n or n-p configurations). The
model also integrates the coupling capacitance CC
between the two metal split gates, and two lumped
capacitances connected to the back-gates S and U ,
namely, CgS and CgU respectively, which consist of
the series of the oxide capacitance and the quantum
capacitance of the graphene sheet1.
1For a more detailed discussion on the p-n junction and its
electrical model, interested readers can refer to [7].
2.3 Pass-XNOR Gate
A Pass-XNOR gate (PXG), depicted in the leftmost
picture of Figure 3, simply consists of a p-n junction
where the back-gates U and S are fed with digital
control signals, while the front contacts A and Z work
as source and drain of a stimulus ramp pulse (the
evaluation signal) used to evaluate the logic function.
As shown in the table of Figure 3, when U and S
have same logic value, the equivalent in-to-out front
resistance RAZ is set to RON allowing the input pulse
on A to pass through the junction reaching Z; this
represents the ‘1’-logic at the output. Opposite logic
values, on the contrary, set the in-to-out front resis-
tance RAZ to ROFF (≫ RON ), forcing Z in a high-
impedance state; this represents the ‘0’-logic at the
output.
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Figure 3: Logic symbol and functional behavior of the
Pass-XNOR logic gate.
3 Graphene logic arrays
3.1 Logic computation through PXGs
Pass-XNOR gates show a higher expressive power
if compared to CMOS counterparts, i.e., they re-
quire a smaller number of devices to implement
XNOR/XOR-dominated logic functions [8]. Unfortu-
nately, the XNOR operator (¬⊕) per se´ is not func-
tional complete, therefore other logic connectives are
needed. It is possible to pattern multiple PXGs in
series in order to obtain a product-of-XNOR, i.e., an
AND operation (∧) between XNOR terms. In other
words, since information is propagated by means of
the input evaluation signal, the latter is allowed to
propagate throughout all the PXG gates iff all PXG
devices are in the ON-state. On the other hand, mul-
tiple PXGs in parallel implement a sum-of-XNOR,
i.e., an OR operation (∨) between XNOR terms. This
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means that the XNOR is the primitive logic function,
whereas AND and OR connectives are implemented
by means of different circuit topologies, series and
parallel connections, respectively. Such a simple, yet
effective, circuit organization allows to fruitfully ex-
ploit the expressive power of PXGs to implement any
complex Boolean function.
As an example, let us assume a Boolean function de-
fined by:
f = ((x1¬⊕x2) ∧ x3) ∨ ((x3¬⊕x4) ∧ (¬x5)) (2)
Figure 4 depicts the equivalent PXG-based imple-
mentation. Each product term is defined over a sin-
gle physical row of PXG devices (AND-connections);
the overall function f is achieved by parallel connec-
tions of those product terms (OR-connections). The
regularity of the structure is guaranteed by a partic-
ular property of PXG devices, that is, the possibil-
ity to easily implement identity and complement (¬)
functions by means of proper control-signal patterns.
For our example, variable x3 is paired with 1-logic
to implement the corresponding identity operation,
whereas x5 is paired to a 0-logic signal as to obtain
its complement ¬x5.
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Figure 4: Graphene-based regular strcuture
As one can intuitively understand, graphene PXG
gates can be efficiently packed as to form regu-
lar, two-dimensional meshes very similar to MOS
Programmable-Logic-Arrays.
Logic computing through the proposed Graphene-
PLA (GPLA) consists of two distinct phases: the
configuration phase and the evaluation phase. In the
configuration phase the primary logic inputs, i.e., the
literals composing the logic function, are fed to the
back-gates of the p-n junctions. At the end of this
phase the doping profile of each and every PXG de-
vice is fixed and the resistive paths of the network set
up. In the evaluation phase, the input ramp pulse is
injected in the network through the front input, i.e.,
the root of the network, and eventually propagated
to the front output. A pulse detected at the front
output evaluates the implemented function as TRUE.
3.2 From PLAs to GPLAs
The Programmable Logic Array (PLA) is a well-
known implementation style for Boolean logic func-
tions described in the form of Sum-of-Products
(SOP). A PLA is made up of two main components:
the AND plane, where primary inputs are properly
connected in order to generate the product terms of
the function, and an OR plane that collects the prod-
uct terms for their sum.
Let us consider the single output Boolean function
f(x1, x2, x3) described by the equation (3):
f(x1, x2, x3) = ¬x1¬x2¬x3
∨ ¬x1x2x3
∨ x1¬x2x3
∨ x1x2¬x3
= π1 ∨ π2 ∨ π3 ∨ π4
(3)
The resulting PLA is depicted in Figure 5. As can
be seen, the AND plane (left side) implements all
the four product terms πk by means of physical con-
nections between primary inputs. The latter can be
obtained by connecting a MOSFET transistor, typ-
ically an n-type MOSFET, through a fuse/anti-fuse
mechanism as to create/drop connections. The same
happens in the OR plane (right side), where selected
product terms are fused/anti-fused to the primary
output they belong to. Neglecting the pre-charge
transistors, the total number of devices employed for
AND/OR connections counts of 16 transistors (black
dots in Figure 5).
The PLA structure is well suited for the binding of
graphene PXG-based circuits. It is straightforward
to map AND/OR connections among PXGs using a
4
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Figure 5: PLA structure of function (3)
PLA-like style. Moreover, while for standard silicon
PLAs the physical primitives are simple switch tran-
sistors, with GPLAs those primitives work as XNOR
operators thereby enabling more compact circuit im-
plementations.
It is worth noticing that, while for PLAs standard
SOP-based synthesis methodologies do apply, GPLAs
require a different decomposition method for repre-
senting Boolean logic functions in terms of Sum-of-
XNOR-Products. To this extent, we resort to the
PXL-expansion paradigm described in [12].
Let us consider the same example described in (3);
the function f can be XNOR-decomposed as de-
scribed in (4), where each πgplak represent the k-th
product term:
f(x1, x2, x3) = (x1¬⊕x2) ∧ (x2¬⊕x3) ∧ (¬x3¬⊕1)
∨ (¬x1¬⊕x2) ∧ (x2¬⊕x3) ∧ (x3¬⊕1)
∨ (¬x1¬⊕x2) ∧ (¬x2¬⊕x3) ∧ (x3¬⊕1)
∨ (x1¬⊕x2) ∧ (¬x2¬⊕x3) ∧ (¬x3¬⊕1)
= πgpla1 ∨ π
gpla
2 ∨ π
gpla
3 ∨ π
gpla
4
(4)
The equivalent GPLA structure is depicted in Fig-
ure 6-(a). The AND plane is composed of a chain
of graphene PXG devices with control signals con-
nected to the primary inputs; the OR plane is ob-
tained by connecting the product terms to the output
rail. Notice that logic signals 1-logic and 0-logic
are needed for the implementation of identity and
complement operators. The resulting GPLA counts
of 12 PXG devices, achieving a 25% device reduction
w.r.t. the classical PLA structure. It is also worth
noticing that PXGs are smaller than MOS devices.
Moreover, due to the resistive nature of PXGs, the
adiabatic charging principle [8] holds for GPLAs, that
is, given a slow-rising ramp as the input evaluation
signal, the network switches adiabatically, i.e., at zero
power consumption (at least ideally).
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Figure 6: GPLA structure of function (4) w/o optimiza-
tion (a) and w/ optimization (b)
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3.3 GPLA optimization
Though GPLAs, by themselves, are more compact
that standard SOP-based MOS implementations, it is
still possible to apply optimization rules that sensible
reduce their complexity.
Let us first explain this by the same example given
in (4). The terms πgpla1 and π
gpla
4 can be grouped
together, with an equivalent expression described as:
((x1¬⊕x2) ∧ (¬x3¬⊕1)) ∧ ((x2¬⊕x3) ∨ (¬x2¬⊕x3))
(5)
Since the term (x2¬⊕x3) ∨ (¬x2¬⊕x3) results in a
tautology, we can say that both πgpla1 and π
gpla
4 can
be represented with a single product term:
π
gpla
1 = π
gpla
4 = (x1¬⊕x2) ∧ (¬x3¬⊕1) (6)
The same rule holds between πgpla2 and π
gpla
3 .
The original Boolean function (4) can be therefore
represented as:
f(x1, x2, x3) = (x1¬⊕x2) ∧ (¬x3¬⊕1)
∨ (¬x1¬⊕x2) ∧ (x3¬⊕1)
(7)
Equation (7) demonstrates that, with few Boolean
optimizations, the total number of product terms can
be reduced by 50%. The optimized GPLA structure
is depicted in Figure 6-(b).
As a rule of thumb, we can state that this Tautology-
based elimination is feasible only between product
terms with overlapping support set. Using a more
formal description: given a Boolean function F , de-
fined over a support set S, there exist at least two
generic product terms πgplap (Ss) and π
gpla
q (Ss), where
πgplap , π
gpla
q ∈ F and Ss ⊂ S, such that grouped fac-
tors φp ∈ π
gpla
p (Ss) and φq ∈ π
gpla
q (Ss) are subject to
the φp ∨ φq = 1 equality.
Algorithm 1 reports the pseudo-code of the
Tautology-based elimination routine we implemented
in C language. As main input parameter, it takes an
XNOR-decomposed function obtained through the
synthesis procedure described in [12].
The algorithm compares each product term πj ∈ F
with any other product term πh ∈ F that belongs to
the same output cone. As soon as two product terms
can be grouped, the algorithm checks whether they
Algorithm 1: Tautology-based elimination rou-
tine
Input: PXL-expanded function F
Output: Optimized function OF
1 OF = ∅
2 foreach πj ∈ F do
3 foreach πh ∈ F , where πj 6= πh do
4 if Group(πj, πh) returns a tautology
then
5 πt ← new Π(πj , πh)
6 OF.append(πt)
7 F.remove(πj) F.remove(πh)
8 else
9 OF.append(πj)
10 end
11 end
12 end
result in a tautology. If so, the reduction rule applies;
both product terms are removed from the original
function F and the reduced term is appended to the
optimized function OF . Otherwise, product term πj
cannot be optimized, and hence it is included in the
final solution as it is.
4 Experimental results
4.1 GPLA simulation models
4.1.1 Delay Modeling
The total delay Dp of a GPLA logic circuit is esti-
mated as the sum of delays due to the configuration
phase Dconf and the evaluation phase Deval, namely,
Dp = Dconf +Deval; Dconf is the time primary logic
inputs take to charge the parasitic capacitances at
the back-gates of the graphene PXG device, whereas
Deval is the propagation delay of the input pulse
through the front resistive paths of the network.
In this work, we make use of SPICE simulations for
accurate delay estimation, but more compact analyt-
ical models based on an Elmore delay approximation
are currently under development.
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4.1.2 Dynamic Power Modeling
Also the total dynamic power consumption is es-
timated as the sum of the two contributions dur-
ing the configuration and the evaluation phase, i.e.,
Pdynamic = Pconf + Peval, where Pconf is due to
charging/discharging the input gate capacitance at
the back-gates (similar to the input power consumed
by CMOS gates) and Peval is the power consumed
when charging/discharging the capacitive load at the
front output.
A more accurate analysis, however, reveals that a
GPLA network simply reduces to an equivalent re-
sistor Req (calculated as series/parallel connections
of RON and ROFF depending on the back-gates con-
figurations) in series with the load capacitance Cl.
Hence the power consumed across the resistor mesh
can be calculated as Peval(t) = Reqi
2
Cl
(t), with iCl
the current finally injected into Cl. The average value
can be therefore obtained as:
Peval =
1
Trf
∫ Trf
0
Reqi
2
Cl
(t)dt =
Req
T 2rf
C2l V
2
dd (8)
where Trf is the rise/fall output transition time, and
iCl(t) is the current charging Cl. As one can observe,
the slower the ramp signal, i.e., larger Trf , the smaller
the amount of power consumed across the resistors.
When Trf is large enough, the entire charging phase
completes at zero-power, namely, adiabatically [13].
As for delay estimation, in this work we use accurate
SPICE simulations to estimate Req and iCl(t).
4.1.3 Static Power Modeling
Concerning the static power consumption, it is worth
emphasizing that during the configuration phase and
the idle periods, the front input ramp signal is quies-
cent, i.e., frozen at 0V. This implies a zero potential
difference between front input and front output, and
thus, zero static power consumption, which is the key
strength of the proposed logic style. The only con-
tribution to static power is given by the tunneling
current at the back-gates, similar to the gate current
of MOSFETs. An intuitive model is given as follows:
Pstatic =
2N∑
i
Ig (9)
where N is the number of PXG devices, each of them
with two back-gates, and Ig is the tunneling current
through a single back-gate.
4.2 Results
This section has a twofold objective: (i) demonstrate
that the proposed GPLA architecture compactly im-
plements a wide variety of Boolean functions; and (ii)
prove that GPLAs can reach ultra-low power regimes
thanks to the adiabatic charging principle. In order
to give a comparison between GPLAs and traditional
silicon PLA architectures we implemented two differ-
ent design flows, described as follows.
GPLA architecture: the subject of this work.
Each benchmark is first processed with the ABC syn-
thesis tool [14] in order to guarantee the optimum
SOP representation for each Boolean function. The
resulting implicant table is firstly used to obtain the
equivalent XNOR-decomposed function [8]. The op-
timized GPLA description is obtained by applying
the Tautology-based elimination algorithm. The re-
sulting circuit is then mapped using PXGs devices,
as described in Section 3.
PLA architecture: each benchmark is processed
with the ABC synthesis tool and mapped into a stan-
dard silicon PLA structure, i.e., AND/OR connection
done through n-MOS transistors.
The selected benchmarks represent a set of het-
erogeneous (i.e., not just XOR/XNOR-rich) open-
source logic circuits. Simulation results are obtained
through accurate SPICE simulations. For graphene
PXGs we used the Verilog-A model discussed in Sec-
tion 2.2.
Table 1 summarizes the collected results. It reports
the total number of product terms describing the
logic circuits (columns PT), as well as the total num-
ber of devices deployed, n-type MOSFET transistors
for PLA (column T) and PXGs (graphene p-n junc-
tions) for the GPLA (column P-N). For GPLA the
table also shows the total area savings w.r.t. PLA
(column Savings), and the execution time (column
Time) of the synthesis procedure.
As first comment, one can note that the proposed
GPLA architecture has, on the average, 52% less
devices. Best results are obtained for those cir-
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PLA GPLA
PT T PT P-N Savings (%) Time (s)
xnor3 4 12 2 4 66.67 4.6e-5
4gt4 11 44 8 29 34.09 6e-5
alu 16 80 12 56 30.00 7e-5
xor5 16 80 8 32 60.00 6.2e-5
sym6 50 300 29 153 49.00 2.97e-3
max64 46 395 42 355 10.13 1.85e-4
9sym 87 522 81 480 8.05 3.31e-4
apex4 z03 72 568 69 541 4.75 2.78e-4
apex4 z01 81 592 78 566 4.39 2.88e-4
life 84 672 63 483 28.13 6.67e-4
table5 z01 74 823 72 805 2.19 3.64e-4
alu4 z07 290 2934 276 2766 5.73 2.83e-3
sym10 837 8370 456 4179 50.07 6.83e-2
parity 32768 524288 16384 245760 53.13 52.35
Total - 539680 - 256209 52.53 -
Average 2459.71 - 1255.71 - - 3.74
Table 1: PLA vs. GPLA synthesis results
cuits where Tautology-based elimination does apply,
namely, circuits whose internal Boolean functions
contain a large number of product terms with over-
lapping support set, e.g., sym10 and parity. This
characteristic is more frequent for well-specified cir-
cuits (implicant tables with fewer don’t cares). By
contrast, benchmarks table5 z01 and apex4 z01,
the circuits with smallest savings, just have a handful
of product terms with overlapping support set.
Similar conclusions can be obtained by looking at the
total number of product terms (columns PT). On
the average, with the proposed GPLA flow, PT is re-
duced by a roughly 49% w.r.t. the original minimum-
sized SOP representation (from 2460 to 1256). This
is due to the higher expressive power of the XNOR-
operator, but, above all, thanks to the efficiency of
the proposed elimination rule.
Also notice that the GPLA synthesis and optimiza-
tion flow is quite efficient in terms of CPU usage (be-
low 1 second for most of the benchmarks, just 52.35
seconds for the largest one with more than 32k im-
plicant rows)2.
Last, but not for importance, Figure 7 depicts the
power-delay product (PDP), averaged over all the
benchmarks, as function of the transition time Tr of
the input evaluation signal.
The internal structure of regular arrays combined
with their dynamic nature (pre-charge of the evalu-
2For larger benchmarks we collected CPU times in the order of
10 seconds.
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Figure 7: Power-Delay Product (averaged over bench-
marks)
ation signal) enable the adiabatic charging principle.
PDP reduces by more than 5 orders of magnitude
(for GPLA) and 3 orders of magnitude (for PLA)
when moving from fast Tr (non-adiabatic regime) to
slower Tr (adiabatic regime). This reflects into larger
energy-per-operation efficiency, particularly suited
for wearable applications.
Moreover, and this is the most important aspect,
GPLAs (circle mark) show better PDPs than PLAs
(square mark) along the entire range, from a min-
imum of 0.5X less PDP at Tr = 1ps, namely when
circuits are outside the adiabatic region, up to a max-
imum of 3.5X when Tr = 1ns, i.e., in the deep-
adiabatic region. This result is motivated by the
fact that: (i) MOSFET-based PLAs show a higher
power consumption due to the large amount of si-
multaneous active/switching devices; (ii) MOSFET
transistors are active devices, namely, they behave
as resistors only in the triode, while p-n junction are
pure resistors, more suited for adiabatic operation.
5 Conclusions
In this work we introduced a graphene-based regular
array, the GPLA, that efficiently implements a wide
class of Boolean logic functions. We demonstrated
that, through XNOR-decomposition and Tautology-
based elimination, the proposed architecture out-
performs classical PLA structure by means of area
occupation (52% improvement). Finally, exploiting
8
the adiabatic charging principle, we also proved that
GPLAs have remarkable ultra-low power features.
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